ACREC'S PCT/PTO 1 SEP 2000

ADEMARK OFFICE ATTORNEY'S DOCKET NUMBER 951/49166

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

# FORM PTO-1390 (REV 5-93) TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/IIS) CONCERNING A

DESI	GNA LED/E	FILING UNDE			US. APPLICATION NO (1 known, see 37 CFR 1 5) 09/646006
INTERN PCT/EPS	ATIONAL APPLIC 19/01177	CATION NO.		INTERNATIONAL FILING DATE 23 February 1999 (23-02-99)	PRIORITY DATE CLAIMED 10 March 1998 (10-03-98)
TITLE C	F INVENTION	DATA BUS FOR A PL	URALITY O	F NODES /	
APPLIC.	ANT(S) FOR DO/E	O/US Martin PELLER 🗸			
Applican	t herewith submits to	o the United States Designate	ed/Elected Of	fice (DO/EO/US) the following items and	other information:
1. X	This is a FIRST s	submission of items concerning	ng a filing und	der 35 U.S.C. 371.	OIPE
2.	This is a SECONI	D or SUBSEQUENT submi	ssion of items	concerning a filing under 35 U.S.C. 371	SEP 1 1 2000 📆
3			•	es (35 U.S.C. 371(f) at any time rather the set in 35 U.S.C. 371(b) and PCT Articles	
4.	A proper Demand	for International Preliminary	y Examination	was made by the 19th month from the ea	rliest claimed priority date.
5. X	A copy of the Inter	national Application as filed	l (35 U.S.C. 3	71(0)(2)).	
	a. X is tran	smutted herewith (required o	nly if not tran	smitted by the International Bureau).	
	b. has be	en transmitted by the Interna	itional Bureau	1	
	c. is not	required, as the application v	was filed in the	e United States Receiving Office (RO/US)	)
6.	A translation of the	e International Application 11	nto English (3	5 U.S.C. 371(c)(2)).	
7.	Amendments to the	e claims of the International	Application u	nder PCT Article 19 (35 U.S.C. 371(c)(3	))
	a. are tra	ensmitted herewith (required	only if not tra	insmitted by the International Bureau).	
	b. have t	peen transmitted by the Intern	national Burea	au.	
	c. have r	not been made; however, the	time limit for	making such amendments has NOT expin	ed.
	d. have r	not been made and will not be	e made.		
8.	A translation of the	e amendments to the claims t	under PCT Ar	rticle 19 (35 U.S.C. 371(c)(3)).	
9. X	An oath or declara	tion of the inventor(s) (35 U	.S.C. 371(c)(4	4)). (Unexecuted)	
10.	A translation of the (35 U.S C. 371(c))		l Preliminary	Examination Report under PCT Article 3	6
Item 11.	to 16. below conce	ern other document(s) or i	nformation i	ncluded:	
11.	An Information D	sclosure Statement under 37	CFR 1.97 an	nd 1.98.	
12.	An assignment doo	cument for recording. A sepa	rate cover she	eet in compliance with 37 CFR 3.28 and 3	.31 is included
13. X	A FIRST prelimin	ary amendment.			
	A SECOND or SU	JBSEQUENT preliminary as	mendment.		
14. X	A substitute specif	ication.			
15.	A change of power	r of attorney and/or address l	etter.		
16. X a. Intern b. I She c First p	Other items or info ational Search Repo et Drawing showing page of Published Ap				

# 534 Rec'd PCT/PTO 11 SEP 2000

U.S. APPLICATION NO. (if known	, see 37 CFR 1 5	INTERNATIONAL APPLICATION	NO	ATTORNEY'S DOCKET NUM	1BER
09/6	46006	PCT/EP99/01177		951/49166	
17. [X] The following for	es are submitted:			CALCULATIONS	PTO USE ONLY
Basic National Fee (3	37 CFR 1.492(a)(1)-(5)):				
International prelimir	een prepared by the EPO or nary examination fee paid to iminary examination fee pai	USPTO (37 CFR 1.482) .	\$670.00	840.00	
	ch fee paid to USPTO (37 of preliminary examination fe	` / ` /	\$760.00		
	ce (37CFR 1.445(a)(2) paid nary examination fee paid to		\$ 970 00		
and all claims satisfie	ed provisions of PCT Article ENTER APF	233(2)-(4)		\$840.00	Γ
Surcharge of \$130.00 for	furnishing the oath or decla			\$130.00	
			,	<b>\$100.00</b>	
	laimed priority date (37 CF				<u></u>
Claims	Number Filed	Number Extra	Rate		
Total Claims	6-20=	<del> </del>	X \$18.00	\$	
Independent Claims  Multiple dependent claims	2-3=		X \$78.00	<u>  \$                                   </u>	
ividitiple dependent claims	<del></del>	TAL OF ABOVE CALCU	+ \$260.00	\$970.00	
Reduction by 1/2 for filing	g by small entity, if applicat			\$	<del></del>
	_	The Control of the Co	acomone mase	Ψ	i
also be filed. (Note 37 CF	R 1.9, 1.27, 1.28).		IDTOTAL -	\$970.00	
Processing fee of \$130.00	for furnishing the English 1		UBTOTAL =	\$970.00	
	2 2		[]30	Ψ	
months from the earliest c	laimed priority date (37 CF		+		
D 0 11 1		TOTAL NATIO		\$970.00	
ree for recording the enclo	osed assignment (37 CFR 1	.21(h)). The assignment mu	ist be	\$	
accompanied by an appro-	priate cover sheet (37 CFR	3.28,3.31). \$40.00 per prop	perty +		
		TOTAL FEE E	NCLOSED =	\$970.00	
				Amount to be:	\$
				refunded	
				charged	\$
					<u> </u>
	amount of \$970.00 for the Deposit Account No.		to cover the	above fees. A	
	this sheet is enclosed. sioner is hereby authorized	to charge any additional fee	es, which may	be required, or credit an	y overpayment to
	ount No. <u>05-1323</u> . A du		-	• ,	
NOTE: Where on oppose	ioto timo limit undos 27 CF	D 1 404 on 1 405 has not be		to (27 CED 1	127(2) (12)
	iate time limit under 37 CF		∞n meι, a pet⊓	TOU TO LEASING (2) CLK I	13/(a) or (b)) must be
filed and granted to restore	e the application to pending	status.		2/ .	1
SEND ALL CORRESPON	IDENCE TO:			Mario T W.	ndukit
Evenson, McKeown, Edw				SIGNATURE / MI	June 1
1200 G Street, N.W., Suit	•			Vicent J. Sunderdick	
Washington, D.C. 20005			•	NAME	
Tel. No. (202) 628-8800			-	29,004	
Fax No. (202) 628-8844				REGISTRATION NUI	MBER
			-	September 11, 2000	
				DATE	ſ

# 09/646006 534 Rec'd PCT/PTO 11 SEP 2000

Attorney Docket: 951/49166

PATENT

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: MARTIN PELLER

Serial No.: NOT YET ASSIGNED PCT NO. PCT/EP99/01177

Filed: September 11, 2000

Title: DATA BUS FOR A PLURALITY OF NODES

## PRELIMINARY AMENDMENT

## Box PCT APPLICATION

Commissioner for Patents Washington, D.C. 20231

Sir:

Prior to examination, please amend the above-identified application as follows:

#### IN THE SPECIFICATION:

A substitute specification is submitted herewith.

## IN THE CLAIMS:

Cancel Claims 1-4 and add new claims 5-10 as follows:

--5. A data bus for a plurality of nodes which exchange data with one another over at least one electrical line, said data bus comprising:

a plurality of data exchange module each having a first input for receiving input data from respective ones of said plurality of nodes and providing a corresponding electrical output signal;

a logic decision gate having a plurality of inputs with each input receiving said respective electrical output signal wherein a single output of said decision gate is connected to a second input of each of said plurality data exchange modules.

- 6. The data bus according to Claim 5, wherein each of said data exchanges comprises an opto-electrical transducer wherein an output of said nodes is connected through an optical transmission element to said opto-electronic transducer.
- 7. The data bus according according to Claim 5, further comprising a signal preparation circuit positioned between said logic decision gate and said second input of said data exchange wherein said signal preparation circuit includes means for adjusting the output signal to a pulse form.
- 8. The data bus according to Claim 5, further comprising additional logic decision gates positioned between an output of said signal preparation circuit and one of said nodes.
- 9. An improved method of exchanging data among a plurality of nodes, comprising the steps of:

providing a logical decision gate having a plurality of inputs corresponding to the number of plurality of nodes;

outputting information from each of said plurality of nodes;

converting said information into perspective electrical outputs;

providing said electrical outputs to said inputs of said logical decision gate; and providing an output of said logical decision gate transforming said output and providing said transformed output to an input of each of said nodes.

10. The method according to Claim 9, including the further step of providing a signal preparation circuit between said logic decision gate output and said plurality of nodes in order to provide a pulse formation adjustment of said output signal. --

# IN THE ABSTRACT:

Please add an Abstract of the Disclosure submitted herewith on a separate page.

#### REMARKS

No new matter is added by the above amendment and applicant therefore request a full and thorough examination on the merits of this application containing Claim 5-10.

Entry of the amendments to the specification, claims and abstract before examination of the application is respectfully requested.

If there are any questions regarding this Preliminary Amendment or this application in general, a telephone call to the undersigned would be appreciated since this should expedite the prosecution of the application for all concerned.

It is respectfully requested that, if necessary to effect a timely response, this paper be considered as a Petition for an Extension of Time sufficient to effect a timely response and shortages in other fees, be charged, or any overpayment in fees be credited, to the Account of Evenson, McKeown, Edwards & Lenahan, P.L.L.C., Deposit Account No. 05-1323 (Docket #) 951/49166.

September 11, 2000

Respectfully submitted,

Vincent J. Sunderdick Registration No. 29,004

VJS/rrt

EVENSON, McKEOWN, EDWARDS & LENAHAN 1200 G Street, N.W., Suite 700 Washington, DC 20005 Telephone No.: (202) 628-8800 Facsimile No.: (202) 628-8844

# -- ABSTRACT OF THE DISCLOSURE

An arrangement for exchanging data among a plurality of nodes by providing a logical decision gate wherein inputs of the logical decision gate are providing with converted node output signal and wherein the output of the logical decision gate provides signals to each of said nodes through a respective signal converter. The signal converter outputs electrical signals to said logical decision gate. --

# 09/646006 534 Rec'd PCT/PTO 11 SEP 2000

Attorney Docket: 951/49166

PATENT

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: MARTIN PELLER

Serial No.: NOT YET ASSIGNED

PCT No. PCT/EP99/01177

Filed: September 11, 2000

Title: DATA BUS FOR A PLURALITY OF NODES

# SUBMISSION OF SUBSTITUTE SPECIFICATION

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Attached is a Substitute Specification and a marked-up copy of the original specification. I certify that said substitute specification contains no new matter and includes the changes indicated in the marked-up copy of the original specification.

Respectfully submitted,

September 11, 2000

Registration No. 29,004

EVENSON, McKEOWN, EDWARDS & LENAHAN, P.L.L.C.

1200 G Street, N.W., Suite 700

Washington, DC 20005

Telephone No.: (202) 628-8800 Facsimile No.: (202) 628-8844

VJS/rrt



534 Rec'd POT/PTO 11 SEP 2000 6

Clean Specificatio PCT/EP99/01177

## TITLE OF THE INVENTION

Data Bus for a Plurality of Nodes

This application claims the priority of German Patent Application 198 10 294.1, filed August 10, 1998 and PCT/EP99/01177 filed February 23, 1999, the disclosures of which are expressly incorporated by reference herein.

The invention relates to a star-shaped data bus for a plurality of nodes which exchange data with one another over at least one electric line. The circuit-technological realization of a data bus of this type is known in the form of an open collector circuit. An open collector circuit has the disadvantage that at high rates of transmission and many bus nodes a relatively small resistance value must be used as collector resistance in order to achieve a sufficient steepness of the edge of the signal information present in pulse form. This leads to high currents and the necessity of use of power transistors and power resistors as well as high power losses.

The objective of the invention is to provide a data bus of the type stated initially which makes possible interference-free bus communication with low circuit-technological expenditure even in the case of a large number of bus nodes.

20

5

5

The central element of the data bus according to the invention is the logical decision gate having inputs for receiving the signal outputs of the bus nodes. The logical decision gate requires for no expensive signal form processing devices. It transmits the signals unchanged in their form. Also the required power consumption is low even in the case of a large number of nodes.

The invention may be used with nodes which supply electrical output information as well as with nodes which generate optical output signals. The optical nodes are connected via opto-electric transducers on the data bus so that the signal outputs of the nodes, via each transducer of this type, are fed to the logical decision gate and the output of the logical decision gate is fed, via a common electric-optical transducer or else via individual transducers of this type, to the inputs of the nodes.

For a data bus which is configured as an open collector circuit it is known to provide signal form processing devices (cf. US 5,684,831). Therein a device of this type is provided for each node. The configuration according to the invention for the data bus with a logical decision gate now permits reducing the circuit-technological expenditure drastically. It is only

5

necessary to connect a single signal preparation circuit between the logical decision gate and the inputs of the nodes. This signal preparation circuit models the output signal of the logical decision gate with regard to pulse form. This can be accomplished with an adjustment of the form of the output signal to the form of the input signals or by an adaptation as is described in US 5,684,831. According to this method, the leading edges are flattened in order to be able to distinguish the usable signal from high-frequency interference signals with extreme edge steepness.

Finally, additional embodiments of the invention use additional logical decision gates which can be disposed between the output of the signal preparation circuit and at least one of the nodes. It is when possible to separate certain sections of the data bus, as needed, in order, for example, to separate a faultily functioning bus node or else to set several bus nodes into Sleep mode.

Other objects, advantages and novel features of the present invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The single figure shows schematically the layout of the data bus according to the invention which achieves reliable bus communication for a plurality of bus nodes with low circuit-technological expenditure.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A data bus serves to connect the nodes to one another which supply optical information. The output of the nodes (for the sake of comprehensibility two nodes  $T_n$  and  $T_{n+1}$  are indicated) are fed to inputs of opto-electric signal transducers  $S/E_n$  and  $S/E_{n+1}$  as input signals. The electric signals ( $Di_n$ ,  $Di_{n+1}$ ) output from these transducers are linked with an AND gate 1. The number of the input and outputs of the gate corresponds to the number of the bus nodes. The output 2 of the AND gate 1 drives all the inputs ( $Do_n$ ,  $Do_{n+1}$ ) of the transducers  $S/E_n$  and  $S/E_{n+1}$  which supply optical signals in the form of a pulse to the nodes via optical transmission segments.

In this manner each node receives all the information are issued by the other nodes as well as its own information.

20

5

The AND gate 1 has a significantly lower power consumption than the open collector circuit mentioned initially.

A signal preparation device SA at the output of the AND gate 1 eliminates, distortions of signal form, such as can arise through opto-electrical transducers (S/E  $_{\rm n}$  and S/E $_{\rm n+1}$ ). For example, NRZ (non-return-to-zero) -coded signals which experience a distortion of up to 30% signal length through the transducer S/E can be brought into a form without pulse distortion.

For the signal preparation in the device SA, for example, the same sampling process can be used which is used for the individual nodes. It is also possible to use a special signal preparation process which takes into account the special auxiliary conditions in the data bus. Thereby data transmission is significantly more robust. It is possible to filter out brief glitches. The demands on the sampling process in the individual nodes can be set lower or the tolerance with respect to pulse distortion grows on one transmission segment. The sampling process is clearly less susceptible to quartz jitter. For the same robustness quartzes with lower frequency and less cost can be used.

The foregoing disclosure has been set forth merely to illustrate the invention and is not intended to be limiting. Since modifications of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and equivalents thereof.

5

## Claims


- 1. Data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line characterized by the fact that the input signals of the star coupler are present in electrical form, that the star coupler contains a logical decision gate to whose inputs the outputs of the nodes are connected and to which the input signals are fed, and that the output of the decision gate is connected to the inputs of the nodes in a parallel manner.
- 2. Data bus according to Claim 1 characterized by the fact that at least one part of the nodes is connected via an optical transmission segment to opto-electrical transducers on the star coupler which are connected on the load side or on the line side.
- 3. Data bus according to Claim 1 or 2 characterized by the fact that a signal preparation circuit is disposed between the logical decision gate and the inputs of the nodes, said signal preparation circuit adjusting the output signal to the input signal with regard to pulse form.
- 4. Data bus according to one of the Claims 1 to 3 characterized

  20 by the fact that additional logical decision gates are disposed

  between the output of the signal preparation circuit and at least

  one part of the nodes.

Modul = module



# TITLE OF THE INVENTION

# 534 Rec'd PCT/PTO 11 SEP 2000

Data Bus for a Plurality of Nodes

This application claims the priority of German Patent

Application 198 10 294.1, filed August 10, 1998 and

PCT/EP99/01177 filed February 23, 1999, the disclosures of which are expressly incorporated by reference herein.

The invention relates to a star-shaped data bus for a plurality of nodes which exchange data [telegrams] with one another over at least one electric line. The circuittechnological realization of a data bus of this type is known in the form of an open collector circuit. An open collector circuit has the disadvantage that at high rates of transmission and many bus nodes a relatively small resistance value must be used as collector resistance in order to achieve a sufficient steepness of the edge of the signal [telegrams] information present in pulse form. This leads to high currents and the necessity of use of power transistors and power resistors as well as high power losses [of power which are too high].

The objective of the invention is to provide a data bus of the type stated initially which makes possible interference-free bus communication with low circuit-technological expenditure even in the case of a large number of bus nodes.

[The invention realizes this objective with the characteristics of Claim 1.]

The central element of the data bus according to the invention is the logical decision gate [to whose] having inputs for receiving the signal outputs of the bus nodes [are fed]. The logical decision gate requires for [its use] no expensive signal form processing devices. It transmits the signals unchanged in their form. Also the required power consumption is low even in the case of a large number of nodes.

[Developments of the] The invention [are possible] may be used with nodes which supply electrical output [telegrams] information as well as with nodes which generate optical output signals. The [latter] optical nodes are connected via opto-electric transducers [in such a way] on the data bus so that the signal outputs of the nodes, via each transducer of this type, are fed to the logical decision gate and the output of the logical decision gate is fed, via a common electric-optical transducer or else via individual transducers of this type, to the inputs of the nodes.

For a data bus which is configured as an open collector circuit it is [prior art] known to provide signal form processing devices (cf. US 5,684,831). Therein a device of this type is provided for each node. The configuration

according to the invention for the data bus with a logical decision gate now permits reducing the circuit-technological expenditure drastically. It is only [still required to dispose] necessary to connect a single signal preparation circuit between the logical decision gate and the inputs of the nodes.[, said] This signal preparation circuit [modeling] models the output signal of the logical decision gate with regard to pulse form. This can be accomplished with an adjustment of the form of the output signal to the form of the input signals or [else also] by an adaptation as is described in US 5,684,831[A]. [Therein] According to this method, the leading edges are flattened in order to be able to distinguish the usable signal from high-frequency interference signals with extreme edge steepness [of edge].

Finally, [in the case of] additional [forms of embodiment]

embodiments of the invention[,] use additional logical

decision gates which can be disposed between the output of the

signal preparation circuit and at least one [part] of the

nodes. [Thereby it] It is when possible to separate certain

sections of the data bus, as needed, in order, for example, to

separate a faultily functioning bus node or else to set

several bus nodes into Sleep mode.

Other objects, advantages and novel features of the present invention will become apparent from the following detailed

description of the invention when considered in conjunction with the accompanying drawings.

# BRIEF DESCRIPTION OF THE DRAWINGS

[With the aid of the drawing, the invention will be explained in more detail.]

The single figure shows schematically the layout of the data bus according to the invention which achieves reliable bus communication for a plurality of bus nodes with low circuit-technological expenditure.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A data bus [shown in extract] serves to connect the nodes to one another which supply optical [telegrams] information. The [telegrams] output of the nodes (for the sake of comprehensibility two nodes  $T_n$  and  $T_{n+1}$  are indicated) are fed to inputs of opto-electric signal transducers  $S/E_n$  and  $S/E_{n+1}$  as input signals. The electric signals ( $Di_n$ ,  $Di_{n+1}$ ) output from [of] these transducers are linked with an AND gate 1. The number of the input and outputs of the gate corresponds to the number of the bus nodes. The output 2 of the AND gate 1 drives all the inputs ( $Do_n$ ,  $Do_{n+1}$ ) of the transducers  $S/E_n$  and  $S/E_{n+1}$ . [These] which supply optical signals in the form of a pulse [which supply these telegrams] to the nodes via optical transmission segments [not represented].

In this manner each node receives all the [telegrams which]

information are issued by the other nodes as well as its own
[telegram] information.

[As already stated, the] <u>The</u> AND gate 1 has a significantly lower power consumption than the open collector circuit mentioned initially.

[Also shown is the use of a]  $\underline{A}$  signal preparation device SA at the output of the AND gate 1[. Thereby, for example,] eliminates, distortions of signal form, such as can arise through opto-electrical transducers (S/E  $_n$  and S/E $_{n+1}$ )[, can be eliminated]. For example, NRZ (non-return-to-zero) -coded signals which experience a distortion of up to 30% signal length through the transducer S/E can be brought into a form without pulse distortion.

For the signal preparation in the device SA, for example, the same sampling process can be used which is used for the individual nodes. It is also possible to use a special signal preparation process which takes into account the special auxiliary conditions in the data bus. Thereby data transmission is significantly more robust. It is possible to filter out brief glitches. The demands on the sampling process in the individual nodes can be set lower or the tolerance with respect to pulse distortion grows on one transmission segment.

The sampling process is clearly less susceptible to quartz jitter. For the same robustness quartzes with lower frequency and less cost can be used [whereby cost advantages follow].

The foregoing disclosure has been set forth merely to illustrate the invention and is not intended to be limiting.

Since modifications of the disclosed embodiments incorporating the spirit and substance of the invention may occur to persons skilled in the art, the invention should be construed to include everything within the scope of the appended claims and equivalents thereof.

Data Bus for a Plurality of Nodes

Claims

- 1. Data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line characterized by the fact that the input signals of the star coupler are present in electrical form, that the star coupler contains a logical decision gate to whose inputs the outputs of the nodes are connected and to which the input signals are fed, and that the output of the decision gate is connected to the inputs of the nodes in a parallel manner.
- 2. Data bus according to Claim 1 characterized by the fact that at least one part of the nodes is connected via an optical transmission segment to opto-electrical transducers on the star coupler which are connected on the load side or on the line side.
- 3. Data bus according to Claim 1 or 2 characterized by the fact that a signal preparation circuit is disposed between the logical decision gate and the inputs of the nodes, said signal preparation circuit adjusting the output signal to the input signal with regard to pulse form.

4. Data bus according to one of the Claims 1 to 3
characterized by the fact that additional logical
decision gates are disposed between the output of the
signal preparation circuit and at least one part of the
nodes.

1/1

[figure]

Modul = module

# Data Bus for a Plurality of Nodes

# 534 Rec'd PCT/PTO 11 SEP 2000

The invention relates to a star-shaped data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line. The circuittechnological realization of a data bus of this type is known in the form of an open collector circuit. An open collector circuit has the disadvantage that at high rates of transmission and many bus nodes a relatively small resistance value must be used as collector resistance in order to achieve a sufficient steepness of the edge of the signal telegrams present in pulse form. This leads to high currents and the necessity of use of power transistors and power resistors as well as losses of power which are too high.

The objective of the invention is to provide a data bus of the type stated initially which makes possible interference-free bus communication with low circuit-technological expenditure even in the case of a large number of bus nodes.

The invention realizes this objective with the characteristics of Claim 1.

The central element of the data bus according to the invention is the logical decision gate to whose inputs the signal outputs of the bus nodes are fed. The logical decision gate

requires for its use no expensive signal form processing devices. It transmits the signals unchanged in their form.

Also the required power consumption is low even in the case of

a large number of nodes.

Developments of the invention are possible with nodes which supply electrical output telegrams as well as with nodes which generate optical output signals. The latter nodes are connected via opto-electric transducers in such a way on the data bus the signal outputs of the nodes via each transducer of this type are fed to the logical decision gate and the output of the logical decision gate is fed via a common electric-optical transducer or else via individual transducers of this type to the inputs of the nodes.

For a data bus which is configured as an open collector circuit it is prior art to provide signal form processing devices (cf. US 5,684,831). Therein a device of this type is provided for each node. The configuration according to the invention for the data bus with a logical decision gate now permits reducing the circuit-technological expenditure drastically. It is only still required to dispose a single signal preparation circuit between the logical decision gate and the inputs of the nodes, said signal preparation circuit modeling the output signal of the logical decision gate with regard to pulse form.

This can be an adjustment of the form of the output signal to the form of the input signals or else also an adaptation as is described in US 5,684,831 A. Therein the leading edges are flattened in order to be able to distinguish the usable signal from high-frequency interference signals with extreme steepness of edge.

Finally, in the case of additional forms of embodiment of the invention, additional logical decision gates can be disposed between the output of the signal preparation circuit and at least one part of the nodes. Thereby it is possible to separate certain sections of the data bus as needed in order, for example, to separate a faultily functioning bus node or else to set several bus nodes into Sleep mode.

With the aid of the drawing, the invention will be explained in more detail. The single figure shows schematically the layout of the data bus according to the invention which achieves reliable bus communication for a plurality of bus nodes with low circuit-technological expenditure.

A data bus shown in extract serves to connect the nodes to one another which supply optical telegrams. The telegrams of the nodes (for the sake of comprehensibility two nodes T $_{\rm n}$  and T $_{\rm n+1}$  are indicated) are fed to inputs of opto-electric signal

transducers  $S/E_n$  and  $S/E_{n+1}$  as input signals. The electric signals (Di\_n, Di\_n+1) of these transducers are linked with an AND gate 1. The number of the input and outputs of the gate corresponds to the number of the bus nodes. The output 2 of the AND gate 1 drives all the inputs (Do\_n, Do\_n+1) of the transducers  $S/E_n$  and  $S/E_{n+1}$ . These supply optical signals in the form of a pulse which supply these telegrams to the nodes via optical transmission segments not represented.

In this manner each node receives all the telegrams which are issued by the other nodes as well as its own telegram.

As already stated, the AND gate 1 has a significantly lower power consumption than the open collector circuit mentioned initially.

Also shown is the use of a signal preparation device SA at the output of the AND gate 1. Thereby, for example, distortions of signal form, such as can arise through opto-electrical transducers ( $S/E_n$  and  $S/E_{n+1}$ ), can be eliminated. For example, NRZ (non-return-to-zero) -coded signals which experience a distortion of up to 30% signal length through the transducer S/E can be brought into a form without pulse distortion.

For the signal preparation in the device SA, for example, the same sampling process can be used which is used for the

individual nodes. It is also possible to use a special signal preparation process which takes into account the special auxiliary conditions in the data bus. Thereby data transmission is significantly more robust. It is possible to filter out brief glitches. The demands on the sampling process in the individual nodes can be set lower or the tolerance with respect to pulse distortion grows on one transmission segment. The sampling process is clearly less susceptible to quartz jitter. For the same robustness quartzes with lower frequency can be used whereby cost advantages follow.

Data Bus for a Plurality of Nodes

Claims


- 1. Data bus for a plurality of nodes which exchange data telegrams with one another over at least one electric line characterized by the fact that the input signals of the star coupler are present in electrical form, that the star coupler contains a logical decision gate to whose inputs the outputs of the nodes are connected and to which the input signals are fed, and that the output of the decision gate is connected to the inputs of the nodes in a parallel manner.
- 2. Data bus according to Claim 1 characterized by the fact that at least one part of the nodes is connected via an optical transmission segment to opto-electrical transducers on the star coupler which are connected on the load side or on the line side.
- 3. Data bus according to Claim 1 or 2 characterized by the fact that a signal preparation circuit is disposed between the logical decision gate and the inputs of the nodes, said signal preparation circuit adjusting the output signal to the input signal with regard to pulse form.

4. Data bus according to one of the Claims 1 to 3
characterized by the fact that additional logical
decision gates are disposed between the output of the
signal preparation circuit and at least one part of the
nodes.

1/1

[figure]

Modul = module



(	COMBINED DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY
4	includes Reference to PCT International Applications)

ATTORNEY'S DOCKET NUMBER

951/49166

As a below named inventor, I hereby declare that:

the specification of which (check only one item below):  [ ]	
[ ] was filed as United States application Serial No. on and was amended on [X ] was filed as PCT international application Number PCT/EP99/01177 on February 23, 1999 and was amended under PCT Article 19 on (if applicable)  I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.  I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations. §1.56(a).  I hereby claim foreign priority benefits under Title 35, United State Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:  IOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:	-
[ ] was filed as United States application  Serial No. on and was amended on (if applicable  [X ] was filed as PCT international application  Number PCT/EP99/01177 on February 23, 1999 and was amended under PCT Article 19 on (if applicable)  I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.  I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations. §1.56(a).  I hereby claim foreign priority benefits under Title 35, United State Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:  IOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:	
Serial No	
[X] was filed as PCT international application  Number PCT/EP99/01177  on February 23, 1999 and was amended under PCT Article 19 on  (if applicable)  I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.  I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations. §1.56(a).  I hereby claim foreign priority benefits under Title 35, United State Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:  IOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:	<u>-</u> 
I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.  I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations. §1.56(a).  I hereby claim foreign priority benefits under Title 35, United State Code, §119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:  IOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:	  ,
application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:  IOR FOREIGN/PCT APPLICATION(S) AND ANY PRIORITY CLAIMS UNDER 35 U.S.C. 119:	
COUNTRY f PCT indicate PCT)  APPLICATION NUMBER DATE OF FILING (day, month, year) UNDER 35	
many 198 10 294.1 10 March 1998 [X] Yes [] No	
[ ] Yes [ ] No	
[] Yes [] No	
[ ] Yes [ ] No [ ] Yes [ ] No	

	ined Declaration Fo des Reference to PC	r Patent Applicati T international A	on and Power of Applications	Attorney (Continued)		ATTORNEY'S DOCK 951/49166	CET NUMBER
	application(s) claims of this a 35, United Sta Regulations, § filing date of t	designating the U application is not tes Code, §112, I §1.56(a) which och his application:	nited States of Am disclosed in that/th acknowledge the curred between the	States Code, §120 of any United States Code, §120 of any United Staterica that is/are listed below and, nose prior application(s) in the manduty to disclose material informatic filing date of the prior application.  NATIONAL APPLICATIONS DI	insofar as the subje nner provided by th ion as defined in Ti n(s) and the nationa	ct matter of each of e first paragraph of tle 37, Code of Fede al of PCT internation	the Title eral nal
	UNDER 35 U	.S.C. 120					
	a innitation	U.S. APPLICATIONS U.S. FILING DATE			STATUS (Check one) PATENTED PENDING AB		ABANDONEI
	J.S. APPLICATION NUMBER		O.S. FII.	ANGDALL			
	PCT	APPLICATION	S DESIGNATING				<del> </del>
PCT . NO	APPLICATION	PCT FILING DATE	U.S. SERIA ANY)	L NUMBERS ASSIGNED (IF			
						<u> </u>	
Send	Correspondence to:			2.169, and Richard R. Diefendorf	; Reg. No. 32,390	Direct Telephone	
	Evenson, McKeown, Edv 1200 G Street, N.W., Sui Washington, D.C. 20005		Street, N.W., Suit	te 700	(202) 628-8800		
	FULL NAME OF INVENTOR	FAMILY NAM		FIRST GIVEN NAME		SECOND GIVE	NNAME
1	DESCRIPTION OF A	PELLER		1			IN INAMALD
201				Martin STATE OR FOREIGN COL	INTRY	COUNTRY OF	
201	RESIDENCE & CITIZENSHIP	CITY		Martin STATE OR FOREIGN COU	JNTRY	COUNTRY OF Germany	
201	CITIZENSHIP POST OFFICE		ADDRESS		JNTRY	Germany	CITIZENSHIP
201	CITIZENSHIP	CITY Muenchen	ADDRESS	STATE OR FOREIGN COU	JNTRY	Germany	CITIZENSHIP
201	CITIZENSHIP POST OFFICE	Muenchen POST OFFICE		STATE OR FOREIGN COU	JNTRY	Germany STATE & ZIP C	CITIZENSHIP CODE/COUNTRY
201	POST OFFICE ADDRESS FULL NAME OF	Muenchen POST OFFICE Adelheidstr. 38		STATE OR FOREIGN COU		Germany STATE & ZIP C D-80796, German	CITIZENSHIP CODE/COUNTRY any EN NAME
	POST OFFICE ADDRESS FULL NAME OF INVENTOR RESIDENCE &	Muenchen POST OFFICE Adelheidstr. 38 FAMILY NAM	Е	STATE OR FOREIGN COU  CITY  Muenchen  FIRST GIVEN NAME		Germany STATE & ZIP C D-80796, Germa SECOND GIVE COUNTRY OF	CITIZENSHIP  CODE/COUNTRY  any CN NAME  CITIZENSHIP
	POST OFFICE ADDRESS  FULL NAME OF INVENTOR  RESIDENCE & CITIZENSHIP  POST OFFICE	Muenchen POST OFFICE Adelheidstr. 38 FAMILY NAM CITY POST OFFICE	ADDRESS	STATE OR FOREIGN COL  CITY  Muenchen  FIRST GIVEN NAME  STATE OR FOREIGN COL		Germany STATE & ZIP C D-80796, Germa SECOND GIVE COUNTRY OF	CITIZENSHIP  CODE/COUNTRY  any CN NAME  CITIZENSHIP  CODE/COUNTRY
	CITIZENSHIP  POST OFFICE ADDRESS  FULL NAME OF INVENTOR  RESIDENCE & CITIZENSHIP  POST OFFICE ADDRESS  FULL NAME OF INVENTOR	Muenchen POST OFFICE Adelheidstr. 38 FAMILY NAM CITY POST OFFICE	ADDRESS	STATE OR FOREIGN COU  CITY  Muenchen  FIRST GIVEN NAME  STATE OR FOREIGN COU  CITY	UNTRY	Germany STATE & ZIP C D-80796, Germa SECOND GIVE COUNTRY OF STATE & ZIP C	CITIZENSHIP  CODE/COUNTRY  any CN NAME  CITIZENSHIP  CODE/COUNTRY
202	CITIZENSHIP POST OFFICE ADDRESS  FULL NAME OF INVENTOR  RESIDENCE & CITIZENSHIP  POST OFFICE ADDRESS  FULL NAME OF INVENTOR  RESIDENCE & RESIDENCE &	Muenchen POST OFFICE Adelheidstr. 38 FAMILY NAM CITY POST OFFICE FAMILY NAM	ADDRESS IE	STATE OR FOREIGN COU  CITY  Muenchen  FIRST GIVEN NAME  STATE OR FOREIGN COU  CITY  FIRST GIVEN NAME	UNTRY	Germany STATE & ZIP C D-80796, Germa SECOND GIVE COUNTRY OF STATE & ZIP C SECOND GIVE	CITIZENSHIP  CODE/COUNTRY  any EN NAME  CITIZENSHIP  CODE/COUNTR

Date

DATE